Claims Status:

Please amend claim 1 as follows.

- (Currently amended) A method of fabricating a first halo region and a second halo region for a <u>first</u> circuit device of a first conductivity type and having a gate structure with first and second sidewalls, comprising:
 - providing a substrate including the first circuit device and a second circuit device, the first
 circuit device being substantially aligned with a first axis and the second circuit
 device being substantially aligned with a second axis that is substantially
 perpendicular to the first axis;
 - forming a mask on a substrate with an opening that exposes the <u>first</u> circuit device <u>and the</u> second circuit device;
 - forming the first halo region of a second conductivity type by implanting the substrate with impurities in a first direction toward the first sidewall of the gate structure;
 - forming the second halo region of the second conductivity type by implanting the substrate with impurities in a second direction toward the second sidewall of the gate structure; and
 - wherein the first and second halo regions are formed without implanting impurities in a direction substantially perpendicular to the first and second directions.
- (Original) The method of claim 1, wherein the first conductivity type comprises p-type and the second conductivity type comprises n-type.
- (Original) The method of claim 1, wherein the first conductivity type comprises n-type and the second conductivity type comprises p-type.
- (Original) The method of claim 1, wherein the first direction is substantially perpendicular to the first sidewall.

- (Original) The method of claim 1, wherein the first direction is substantially perpendicular to
 the first sidewall and the second direction is substantially perpendicular to the second
 sidewall
- (Original) The method of claim 1, wherein the implanting impurities in the first direction is performed at an angle of about 15 to 45° from vertical.
- (Original) The method of claim 6, wherein the implanting impurities in the second direction is performed at an angle of about 15 to 45° from vertical.
- 8. (Original) A method of fabricating halo regions for a first group of transistors on a substrate substantially aligned with a first axis and a second group of transistors on the substrate substantially aligned with a second axis that is substantially perpendicular to the first axis, comprising:
 - forming halo regions for the first group of transistors by implanting the substrate with impurities in a first direction substantially perpendicular to the first axis, and implanting the substrate with impurities in a second direction substantially opposite the first direction and substantially perpendicular to the first axis, and without implanting impurities in a direction substantially parallel to the first axis; and
 - forming halo regions for the second group of transistors by implanting the substrate with impurities in a third direction substantially perpendicular to the second axis, and implanting the substrate with impurities in a fourth direction substantially opposite the third direction and substantially perpendicular to the second axis, and without implanting impurities in a direction substantially parallel to the second axis.
- (Original) The method of claim 8, wherein the first and second groups of transistors comprise n-channel transistors.

- 10. (Original) The method of claim 8, wherein the first group of transistors have a first conductivity type and the second group of transistors comprises a second conductivity type.
- 11 (Original) The method of claim 10, comprising masking one of the first and second groups of transistors while implanting the other of the first and second groups of transistors.
- 12. (Original) The method of claim 8, wherein the implanting impurities in the first and second directions is performed at an angle of about 15 to 45° from vertical.
- 13. (Original) The method of claim 8, wherein the implanting impurities in the third and fourth directions is performed at an angle of about 15 to 45° from vertical.
- 14. (Cancelled)
- 15. (Cancelled)

18

- (Previously presented) The method of claim 1, wherein the impurities of the first and second 16 halo regions comprise boron, BF2 or indium.
- 17. (Previously presented) The method of claim 1, wherein the impurities of the first and second regions comprise phosphorus, arsenic or antimony.
- (Original) A method of manufacturing, comprising: forming first and second halo regions for each of a first group of n-channel transistors aligned along a first axis by implanting impurities beneath gate structures of each of the first group of n-channel transistors from first and second substantially opposite directions

toward opposite sides of the gate structures of the first group of n-channel transistors;

forming third and fourth halo regions for each of a second group of n-channel transistors aligned along a second axis substantially perpendicular to the first axis by implanting impurities beneath gate structures of each of the second group of n-channel transistors from third and fourth substantially opposite directions toward opposite sides of the gate structures of the second group of n-channel transistors;

- forming first and second halo regions for each of a first group of p-channel transistors aligned along the first axis by implanting impurities beneath gate structures of each of the first group of p-channel transistors from first and second substantially opposite directions toward opposite sides of the gate structures of the first group of p-channel transistors;
- forming third and fourth halo regions for each of a second group of p-channel transistors aligned along the second axis by implanting impurities beneath gate structures of each of the second group of p-channel transistors from third and fourth substantially opposite directions toward opposite sides of the gate structures of the second group of p-channel transistors; and
- wherein the first and second halo regions of the first group of n-channel transistors and the first group of p-channel transistors are formed without implanting impurities in a direction substantially perpendicular to the first and second directions, and the third and fourth halo regions of the second group of n-channel transistors and the second group of p-channel transistors are formed without implanting impurities in a direction substantially perpendicular to the third and fourth directions.
- (Original) The method of claim 18, wherein the implanting of impurities in the first, second, third and fourth directions is performed at an angle of about 15 to 45° from vertical.
- (Original) The method of claim 18, wherein the impurities of the comprise boron, BF₂ or indium.

(Original) The method of claim 18, wherein the impurities of the first, second, third and
fourth halo regions of the first and second groups of p-channel transistors comprise
phosphorus, arsenic or antimony.